WHAT IS CLAIMED IS:

1	1. A method of acquiring timing associated with an input data stream,
2	comprising:
3	detecting whether transitions of the input data stream fall into a predetermined
4	portion of a sample clock period of a sample clock utilized to sample
5	the input data stream; and
6	evaluating whether a phase-locked loop (PLL) has acquired the timing of the
7	input data stream according to occurrence of transitions of the input
8	data stream in the predetermined portion of the sample clock period.

- 2. The method as recited in claim 1 wherein the evaluating further comprises determining over a plurality of time periods, each of the time periods including an increasing number of evaluation intervals, whether the PLL is locked to the timing of the input data stream according to a number of evaluation intervals having one or more transitions in the predetermined portion of the sample clock period.
- 3. The method as recited in claim 1, wherein the sample clock is a clock recovered from the input data stream.
- 4. The method as recited in claim 1, wherein the evaluating includes counting a number of evaluation intervals that have at least one transition in the predetermined portion of the clock period, generating a count indicative thereof and determining if lock is achieved according to the count.
- 5. The method as recited in claim 4 wherein the evaluation intervals are at least as long as a minimum period of frequency offset.
- 1 6. The method as recited in claim 4, further comprising comparing the count to a threshold count to determine if lock is achieved.

2

3

4

1

- 7. The method as recited in claim 4, further comprising adjusting an output frequency of a variable frequency oscillator circuit if it is determined that lock is not achieved.
- 1 8. The method as recited in claim 7, wherein the output frequency is 2 adjusted by changing a variable impedance associated with the oscillator circuit until 3 lock is achieved.
- 9. The method as recited in claim 8 wherein the variable impedance is changed by adjusting at least a portion of the variable impedance in increasing increments around an initial impedance value.
 - 10. The method as recited in claim 9 further comprising sweeping another portion of the variable impedance linearly for each impedance setting resulting from adjusting at least a portion of the variable impedance in increasing increments around the initial impedance value.
- 1 11. The method as recited in claim 8, wherein the variable impedance is a capacitance.
 - 12. The method as recited in claim 11 wherein the oscillator circuit is a tank circuit including an inductive element.
- 1 13. The method as recited in claim 7 wherein the oscillator circuit is a ring 2 oscillator.
- 1 14. The method as recited in claim 8 wherein the oscillator circuit is a voltage controlled oscillator (VCO).
- 1 15. The method as recited in claim 1 wherein the predetermined portion of the clock period is adjacent to a clock edge used to sample the input data stream.

	16.	An integrated circuit comprising:			
means for detecting whether transitions of an input data stream fall into a					
		predetermined portion of a clock period of a clock utilized to sample			
		the input data stream; and			
means for evaluating whether a phase-locked loop (PLL) has recovered a					
		timing associated with the input data stream according to occurrence of			
		transitions in the predetermined portion of the clock.			

- 17. The integrated circuit as recited in claim 16 means for evaluating includes means for counting a number of evaluation intervals that have one or more transitions that fall into the predetermined portion of the clock period, generating a count thereof and determining if lock is achieved according to the count.
- 18. The integrated circuit as recited in claim 16, further comprising means for changing an output frequency of a variable oscillator circuit if it is determined that lock is not achieved.
- 19. A method of acquiring a clock embedded in an input data stream, comprising varying an output of a variable oscillator until transitions of the input data stream occurring in a predefined phase zone of a sample clock sampling the input data stream occur below an acceptable rate.
- 20. The method as recited in claim 19 wherein the acceptable rate is determined according to a number of evaluation intervals having one or more transitions occurring in the predefined phase zone.
- 1 21. The method as recited in claim 19 wherein the output of the variable oscillator is varied by varying an impedance of the variable oscillator.
 - 22. The method as recited in claim 19 wherein varying the output of the variable oscillator comprises varying at least one of a control voltage and a control current supplied to the variable oscillator.

1

2

3

1 2

1		23.	An integrated circuit for receiving an input data stream and locking to		
2	a clock embedded in the input data stream using a phase-locked loop, the integrated				
3	circuit comprising:				
4		a pha	se zone detect circuit coupled to determine if a transition of the input data		
5			stream occurs in a predetermined phase zone of a sample clock used to		
6			sample the input data stream;		
7		a cou	nter circuit coupled to the phase zone detect circuit to supply an		
8			indication of a number of evaluation intervals in which at least one bit		
9 🔍			error occurs;		
10		a con	npare circuit coupled to compare the indication and a threshold value and		
11			to output a compare indication, thereby indicating if the phase-locked		
12			loop has locked to the input data stream;		
13		a var	iable oscillator circuit forming part of the phase-locked loop; and		
14		a con	trol circuit, responsive to the indication that lock is not achieved, to vary		
15		`	the output of the variable oscillator circuit.		
1	,	24.	The integrated circuit as recited in claim 23 wherein:		
2		the p	hase zone detect circuit includes a first data path and a second data path		
3		1	coupled to receive the input data stream, one of the first and second		
4		/	data paths being delayed with respect to the other, thereby defining the		
5			phase zone, and wherein an output signal supplied from the first and		
.6			second data paths are coupled to a logic circuit to be logically		
7			compared.		

- The integrated circuit as recited in claim 23 wherein the first data path 25. is a phase detector circuit coupled to provide an indication of phase error between a recovered clock being used to sample the input data stream and the input data stream.
- 26. The integrated circuit as recited in claim 24 wherein the one of the first and second data paths is delayed by delaying one of the clock and the data of the input data stream supplied to the one of the first and second data paths.

2

3

4

1

2

3

4

5

1

2

	27.	The integrated circuit as recited in claim 23 wherein the second data				
path includes one or more selector circuits to select from a plurality of clock						
	frequencies.					

- 1 28. The integrated circuit as recited in claim 24 wherein the first and 2 second data paths are logically compared in an exclusive OR circuit.
- The integrated circuit as recited in claim 23 further comprising:
 a variable impedance circuit forming part of the variable oscillator circuit; and
 wherein the control circuit is responsive to the indication that lock is not
 achieved, to vary the variable impedance circuit to thereby adjust the
 output of the variable oscillator circuit.
 - 30. The integrated circuit as recited in claim 29 wherein the control circuit adjusts the impedance by changing the impedance to successively above and then below an initial value to provide a gradually increasing swing around an initial impedance value.
 - 31. The integrated circuit as recited in claim 23 wherein the phase-locked loop is determined to be locked to the input data stream if the indication from the count circuit indicates that the number of evaluation intervals in which at least one transition in a predetermined phase zone occurs is below a predetermined threshold value.
 - 32. The integrated circuit as recited in claim 29, wherein the variable impedance is a capacitance.
- 1 33. The integrated circuit as recited in claim 23 wherein the oscillator circuit is a tank circuit including an inductive element.
- 1 34. The integrated circuit as recited in claim 23 wherein the oscillator 2 circuit is ring oscillator.

1 35. The integrated circuit as recited in claim 23 wherein the oscillator circuit is a voltage controlled oscillator (VCO).

